



bus bridge data (verif OR check) (error OR fault OR fail) (transmit OR send OR recieve) ...

Search

[Advanced Scholar Search](#)  
[Scholar Preferences](#)  
[Scholar Help](#)

**Scholar** Results 1 - 10 of about 7,390 for **bus bridge data (verif OR check) (error OR fault OR fail) (transmit OR send OR recieve)**

**A Secure Data Transmission Scheme for 1149.1 Backplane Test**

[All articles](#) [Recent articles](#)

**Bus - group of 3 »**

W Ke, D Le, N Jarwala, NJ Princeton - [ieeexplore.ieee.org](#)

... Both SCAN **Bridge** and ASP support multicasting so that ... the board is connected to the backplane **bus** and ends ... for every logical **data** entity, corrupted **data** may be ...

Cited by 7 - [Web Search](#) - [BL Direct](#)

**A network interface for highly accurate clock synchronization - group of 5 »**

M Horauer, N Kero, U Schmid - [Proceedings Austrochip, 2000](#) - [ecs.tuwien.ac.at](#)

... the PCI **bus** specification, a PCI-to-PCI **bridge** has to ... network controller/PCI target and the PCI **bus** on the ... direction, the RTU monitors the incoming **data**-stream ...

Cited by 5 - [View as HTML](#) - [Web Search](#)

**Performance analysis of a CAN/CAN bridge - group of 5 »**

H Ekiz, A Kutlu, MD Baba, ET Powner - [Network Protocols, 1996. Proceedings., 1996 International ...](#) - [doi.ieeecomputersociety.org](#)

... Construction of a **Data** Base Table ... In the designed **bridge** architecture, it was ... I'), an interrupt is generated in two cases: when a CAN **bus** error is deduced ...

Cited by 4 - [Web Search](#)

**An approach to verify a large scale system-on-chip using symbolic model checking - group of 7 »**

K Takayama, T Satoh, T Nakata, F Hirose - [International Conference of Computer Design, 1998](#) - [doi.ieeecs.org](#)

... **data** is transferred between BB-H and a **bus** **bridge**, such as ... controllers in BB-H receiving a **data** from **Bus**-M at ... DMA controller in BB-M, sending a **data** during the ...

Cited by 14 - [Web Search](#)

**Verification of the Futurebus+ cache coherence protocol - group of 3 »**

EMA Clarke, OA Grumberg, HA Hiraishi, SA Jha, DEA ... - [Formal Methods in System Design, 1995](#) - Springer

... For example, a **bridge** that detected sequential accesses and ... may assert **tf** and try to snarl the **data**. ... Each device model includes two flags **bus-error** and **error** ...

Cited by 184 - [Web Search](#) - [Library Search](#)

**Error Handling in the IEEE 802 Token-Passing Bus LAN - group of 2 »**

T Phinney, G Jelatis - [Selected Areas in Communications, IEEE Journal on, 1983](#) - [ieeexplore.ieee.org](#)

... Cambridge, Cam- **bridge**, England, June 9, 1981 ... one, of the tokens are dropped or lost, leaving the **bus** with either ... the token to itself and sends more **data** as if ...

Cited by 3 - [Web Search](#)

**System-level design of IEEE1394 bus segment bridge - group of 5 »**

H Yamamoto, K Chikamura, A Shigiya, K Tsujino, T ... - [System Synthesis, 2002. 15th International Symposium on, 2002](#) - [ieeexplore.ieee.org](#)

... The main facilities of a **bus** **bridge** are: • Assigning virtual ... a layer in function unit basis, eg **bus** reset detec ... The **data** decode block scans received packet and ...

[Web Search](#)

**... indexing data structure method for verifying the functionality of the STI-to-PCI bridge chips of the ... - group of 4 »**